

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/677,841	10/01/2003	Jae-Yong Jeong	4591-348	9906
20575	7590 01/25/2005		EXAMINER	
	JOHNSON & MCCOL	LUU, PHO M		
1030 SW MORRISON STREET PORTLAND, OR 97205			ART UNIT	PAPER NUMBER
			2824	

DATE MAILED: 01/25/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		10/677,841	JEONG ET AL.			
		Examiner	Art Unit			
		Pho M Luu	2824			
Period fo	Th MAILING DATE of this communication apported to the main section apport.	pears on the cover sheet with the	correspondence address			
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPL'MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a repl or period for reply is specified above, the maximum statutory period or to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailined patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be to you within the statutory minimum of thirty (30) do will apply and will expire SIX (6) MONTHS from the application to become ABANDON	timely filed ays will be considered timely. m the mailing date of this communication. IED (35 U.S.C. § 133).			
Status						
1)	Responsive to communication(s) filed on					
2a) <u></u>	This action is FINAL . 2b)⊠ This	s action is non-final.				
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposit	ion of Claims					
5)⊠ 6)⊠ 7)⊠	Claim(s) 1-16 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) 11-16 is/are allowed. Claim(s) 1-3 and 7-10 is/are rejected. Claim(s) 4-6 is/are objected to. Claim(s) are subject to restriction and/or election requirement.					
Applicat	ion Papers					
10)⊠	The specification is objected to by the Examine The drawing(s) filed on <u>01 October 2003</u> is/are Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examine The specific and the spe	e: a) accepted or b) objected or b) objected drawing(s) be held in abeyance. So tion is required if the drawing(s) is considerable.	ee 37 CFR 1.85(a). Objected to. See 37 CFR 1.121(d).			
Priority (under 35 U.S.C. § 119					
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Burea See the attached detailed Office action for a list	ts have been received. ts have been received in Applica nity documents have been recei u (PCT Rule 17.2(a)).	ation No ved in this National Stage			
Attachmen	ut(s) ce of References Cited (PTO-892)	4) 🔲 Interview Summa				
2)	ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) er No(s)/Mail Date	Paper No(s)/Mail	Date Patent Application (PTO-152)			

Art Unit: 2824

DETAILED ACTION

Acknowledgment is made of applicant's Preliminary Amendment filed 17
 November 2004. The changes and remarks disclosed therein were considered.

- Claims 1-16 are pending in the application.
- 3. The corrected or substitute drawings were received on 17 November 2004 of Figure 6. This drawing is acceptable.

Priority

4. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

Specification

5. Applicant is reminded of the proper language and format for an abstract of the disclosure.

The abstract should be in narrative form and generally limited to a single paragraph on a separate sheet within the range of 50 to 150 words. It is important that the abstract not exceed 150 words in length since the space provided for the abstract on the computer tape used by the printer is limited. The form and legal phraseology often used in patent claims, such as "means" and "said," should be avoided. The abstract should describe the disclosure sufficiently to assist readers in deciding whether there is a need for consulting the full patent text for details.

The language should be clear and concise and should not repeat information given in the title. It should avoid using phrases which can be implied, such as, "The

Art Unit: 2824

disclosure concerns," "The disclosure defined by this invention," "The disclosure describes," etc.

6. The abstract of the disclosure is objected to because it uses the phrase "Embodiments of the invention provide" in line 6 and "An embodiment's" in line 8, which is implied. Correction is required. See MPEP § 608.01(b).

Claim Objections

7. Claim 2 is objected to because of the following informalities:

In claim 1, line 6: insert --a-- after "decoder units".

In claim 2, line 1: replace "claim 2" after memory device of with --claim 1--.

Claim Rejections - 35 USC § 102

8. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

Appropriate correction is required.

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 9. Claims 1-3 and 7-10 are rejected under 35 U.S.C. 102(b) as being anticipated by Kwon. (US. 6,236,594).

Regarding claim 1, Kwon in Figures 1-2 disclosed a flash memory device

(1, Figure 1) including a column pre-decode (Pre-decoder 12 including row and column,

Figure 1) configured to control column selection transistor (selected transistors BT0-

of the control real factors and the control of the

Art Unit: 2824

BT17, Figure 2) that select a pre-determined bitline (BL0, BL1, Figure 2) from among a plurality of bitlines that are coupled to flash memory cells comprising:

a buffer unit (input/output Buffer 22 receive all input signal I/01-08, Figure 1) receives as input an all column selection signal;

decoder units (14, Figure 1-2) to decode an output of the buffer unit (14 select one of the memory blocks BLK0-BLKi in responsive to signal output from the Predecoder 12 and supply SSL, WLO-Wli, GSL) and a column address and

level shifters configured to generate column selection signal that are applied to gated (the gate of select transistor BTO-BT17 in Figure 2 are coupled to selected signal generator 15 to receive the block select signal BSELi, see column 2, lines 21-25) of the column selection transistor in response to an output of the decoder unit, wherein the level shifter are configured to apply a high voltage to all the column selection transistors during a stress test in response to the all column selection signal (see column 2, lines 8-39).

With respected to claim 2, Kwon in Figure 3 disclosed that the buffer unit comprises an inverter (106).

With respected to claim 3, Kwon in Figure 3 disclosed that each of the decoder units comprises an Nand gate (110) to receive as input the output of the buffer unit and the column address.

With respected to claim 7, Kwon in Figure 2 disclosed that the high voltage is provided directly from an external source (SSL, WL0-WL15, GSL of the selected memory block BT0-BT17 are driven with voltage VCC and VSS from drive circuit 16).

Art Unit: 2824

With respected to claim 8, Kwon in Figure 2 disclosed that the high voltage (program voltage Vpgm is 18V) has a voltage level higher than a power supply voltage (read voltage 4V, see column 5, lines 9-11).

With respected to claim 9-10, Kwon in Figure 3 disclosed that a constant voltage (program voltage is 18V and read voltage is 4V such as constant voltage apply during the operation) level is applied to the bitline during the strees test and a ground level voltage (VSS as ground level voltage).

Allowable Subject Matter

- 10. Claims 4-6 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 11. The following is a statement of reasons for the indication of allowable subject matter:

Regarding claim 4, the prior art of record do not disclose or suggest a second MOS transistor coupled between the drain of the second PMOS transistor and the ground voltage, with a gate coupled to the output of the decoder unit, and with a drain coupled to the drain of the second PMOS transistor to generate the column selection signal.

Regarding claim 5, the prior art of record do not disclose or suggest a second stage column selection transistor configured to select a pre-determined one of the at

Art Unit: 2824

least two bitlines in response to another group of the column selection signal and connect the predetermined one of the at least two bitlines with a data line.

Allowable Subject Matter

12. Claims 11-16 are allowed.

The following is an examiner's statement of reasons for allowance:

There is no teaching or suggestion in the prior art to: "deactivating all the column selection signal and turning on selected ones of the column selection transistors in response to deactivating all the column selection signals by decoding a column address" as claimed in the independent claim 11.

Conclusion

13. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Koh et al. (US. 5,654,925) disclosed a circuit applying a stress voltage for use in a semiconductor.

14. Any inquiry concerning this communication or earlier communications from the Examiner should be directed to Pho M. Luu whose telephone number is 571.272.1876. The examiner can normally be reached on M-F 8:00AM – 5:00PM.

If attempts to reach the Examiner by telephone are unsuccessful, the Examiner's Supervisor, Richard Elms, can be reached on 571.272.1869. The official fax number for the organization where this application or proceeding is assigned is 703.872.9306 for all official communications.

Art Unit: 2824

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

PML 19 January 2005

> VANTHU NGUYEN PRIMARY EXAMBIER